Multi-die assemblies coupled with leading-edge process nodes make signoff increasingly challenging and scary. There are more corner cases and more data to consider, but no slack in the delivery schedule. Marc Heyberger, product engineer group director at Cadence Design Systems, talks about full-chip timing, flat versus hierarchical timing analysis, the ongoing development of ...
Follow Semiconductor Engineering's news and updates in a matter of seconds! We will deliver any update via email, phone or you can read them from here on the site on your own news page.
You can even combine different feeds with the feed for Semiconductor Engineering.
Subscribing and unsubscribing is fast, easy and risk free.
The whole service is free of cost.
Semiconductor Engineering: Semiconductor Engineering - Deep Insights For Chip Engineers